Copyright © Philip M. Parker, INSEAD. Terms of Use.
| Domain | Definition |
Computing | Memory Type Range Registers (MTRR) Registers in the Pentium Pro and Pentium II processors that can be used to specify a strategy for communication with the external memory and caches for a number of physical address ranges. Strategies include write-through, write-back, or uncached(?). Such control is useful where the memory is located on a device and is accessed via some kind of device bus, e.g. a PCI or AGP graphics card, where caching would be of no benefit. (1999-07-02). Source: The Free On-line Dictionary of Computing. |
Source: compiled by the editor from various references; see credits. | |
Hexadecimal (or equivalents, 770AD-1900s) (references)4D 45 4D 4F 52 59 54 59 50 45 52 41 4E 47 45 52 45 47 49 53 54 45 52 53 |
| Leonardo da Vinci (1452-1519; backwards) (references)
|
Binary Code (1918-1938, probably earlier) (references)01001101 01000101 01001101 01001111 01010010 01011001 00100000 01010100 01011001 01010000 01000101 00100000 01010010 01000001 01001110 01000111 01000101 00100000 01010010 01000101 01000111 01001001 01010011 01010100 01000101 01010010 01010011 |
HTML Code (1990) (references)M E M O R Y   T Y P E   R A N G E   R E G I S T E R S |
ISO 10646 (1991-1993) (references)004D 0045 004D 004F 0052 0059 0054 0059 0050 0045 0052 0041 004E 0047 0045 0052 0045 0047 0049 0053 0054 0045 0052 0053 |
Encryption (beginner's substitution cypher): (references)473947495259254595039252354841392523941435354395253 |
| 1. Orthography 2. Bibliography |
Copyright © Philip M. Parker, INSEAD. Terms of Use.
