DS-CDMA receiver with multi-stage serial interference cancelers using power level information appended to data blocks

  

Webster's Online Dictionary
with Multilingual Thesaurus Translation
  Home    Browse    Credits    About Us  

    

  EnglishNon-English  

Copyright © Philip M. Parker, INSEAD. Terms of Use.

DS-CDMA receiver with multi-stage serial interference cancelers using power level information appended to data blocks

Invention: DS-CDMA receiver with multi-stage serial interference cancelers using power level information appended to data blocks

Year    Description
1997Invention patented by Hideto Suzuki on June 9th, 1997. Abstract: A direct-sequence CDMA receiver comprises power detectors for receiving a spread spectrum signal for detecting the power levels of user channels. A channel ranking circuit determines the ranks of the power levels. A framing circuit segments the received spread spectrum signal into data blocks and appending, to each of the data blocks, a header containing channel numbers identifying the user channels arranged according to the determined power level ranks. A plurality of serial interference cancellation stages are provided, each including interference cancelers arranged in descending order of ranks. Each interference canceller detects one of the channel numbers of the header corresponding to the rank of the interference canceler, and removes one or more interfering signals from an associated user channel by using a despreading code that corresponds to the detected channel number.
Source: selected by the editor from original sources.

Top     



  

Webster's Online Dictionary
with Multilingual Thesaurus Translation
  Home    Browse    Credits    About Us  

    

  EnglishNon-English  

Copyright © Philip M. Parker, INSEAD. Terms of Use.