CPU expandability bus

  

Webster's Online Dictionary
with Multilingual Thesaurus Translation
  Home    Browse    Credits    About Us  

    

  EnglishNon-English  

Copyright © Philip M. Parker, INSEAD. Terms of Use.

CPU expandability bus

Invention: CPU expandability bus

Year    Description
1999Invention patented by Alex D. Peleg and Adi Golbert on December 19th, 1999. Abstract: Embodiments of the present invention provide a computer system with a high speed, high bandwidth expandability bus for integrated and non-integrated CPU products. The computer system includes a processor, a chipset coupled to the processor, a graphics processor coupled to the chipset for controlling a video display and a main memory coupled to the chipset. The computer system further includes an expandability bus, which is coupled at one end to the chipset and at the other end to a replaceable electronic component. The expandability bus can be changeably configured to enable or disable bus mastering at both ends, as required, to operate with whichever replaceable electronic component is installed.
Source: selected by the editor from original sources.

Top     



  

Webster's Online Dictionary
with Multilingual Thesaurus Translation
  Home    Browse    Credits    About Us  

    

  EnglishNon-English  

Copyright © Philip M. Parker, INSEAD. Terms of Use.