CMOS buffer with controlled slew rate

  

Webster's Online Dictionary
with Multilingual Thesaurus Translation
  Home    Browse    Credits    About Us  

    

  EnglishNon-English  

Copyright © Philip M. Parker, INSEAD. Terms of Use.

CMOS buffer with controlled slew rate

Invention: CMOS buffer with controlled slew rate

Year    Description
1993Invention patented by Steven A. Hunley on April 22th, 1993. Abstract: A method and apparatus for a circuit physically realizing a CMOS buffer with a controlled slew rate at the output and using no additional standby power to achieve the slew rate control is described. A feedback path from the output is coupled to transistors comprising a differential pair, the transistors are further coupled to a capacitance. The discharge rate of the capacitance and the size choices of the transistors in the circuit are used with the feedback path to control the high-to-low and low-to-high transition rate of the output. The circuit of the invention allows a system designer to construct a buffer for driving a bus with excellent on chip and bus signal noise characteristics using standard digital CMOS technology and having excellent standby and active power characteristics. An open drain buffer and a push-pull buffer are described. An integrated circuit implementing application logic coupled to input/output and output buffers embodying this circuit is disclosed. Other embodiments are also disclosed.
1995Invention patented by Steven A. Hunley on June 4th, 1995. Abstract: A method and apparatus for a circuit physically realizing a CMOS buffer with a controlled slew rate at the output and using no additional standby power to achieve the slew rate control is described. A feedback path from the output is coupled to transistors comprising a differential pair, the transistors are further coupled to a capacitance. The discharge rate of the capacitance and the size choices of the transistors in the circuit are used with the feedback path to control the high-to-low and low-to high transition rate of the output. The circuit of the invention allows a system designer to construct a buffer for driving a bus with excellent on chip and bus signal noise characteristics using standard digital CMOS technology and having excellent standby and active power characteristics. An open drain buffer and a push-pull buffer are described. An integrated circuit implementing application logic coupled to input/output and output buffers embodying this circuit is disclosed. Other embodiments are also disclosed.
Source: selected by the editor from original sources.

Top     



  

Webster's Online Dictionary
with Multilingual Thesaurus Translation
  Home    Browse    Credits    About Us  

    

  EnglishNon-English  

Copyright © Philip M. Parker, INSEAD. Terms of Use.